Skip to content

Namespace all common_cells modules with a cc_ prefix #290

Open
colluca wants to merge 7 commits intomasterfrom
namespacing
Open

Namespace all common_cells modules with a cc_ prefix #290
colluca wants to merge 7 commits intomasterfrom
namespacing

Conversation

@colluca
Copy link
Copy Markdown
Contributor

@colluca colluca commented Apr 21, 2026

TODOs

  • Should we prefix also all macros?
  • Is simulate.sh a legacy script or should it be updated/added to the CI?

@colluca colluca force-pushed the namespacing branch 3 times, most recently from 19643c9 to c002160 Compare April 21, 2026 15:37
colluca and others added 7 commits April 21, 2026 17:41
Prefix all SystemVerilog module names and corresponding source files
with `cc_` throughout src/, test/, and formal/ directories, including
module declarations, instantiations, and deprecated modules.

Co-Authored-By: Claude Sonnet 4.6 <noreply@anthropic.com>
Update Bender.yml, common_cells.core, src_files.yml, and Makefile
to use the new cc_-prefixed source file names.

Co-Authored-By: Claude Sonnet 4.6 <noreply@anthropic.com>
Co-Authored-By: Claude Sonnet 4.6 <noreply@anthropic.com>
Co-Authored-By: Claude Sonnet 4.6 <noreply@anthropic.com>
Co-Authored-By: Claude Sonnet 4.6 <noreply@anthropic.com>
Co-Authored-By: Claude Sonnet 4.6 <noreply@anthropic.com>
Co-Authored-By: Claude Sonnet 4.6 <noreply@anthropic.com>
@colluca colluca marked this pull request as ready for review April 21, 2026 15:44
@colluca colluca mentioned this pull request Apr 21, 2026
14 tasks
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant